

# Design Impact of BEOL LER

Puneet Gupta


puneetg@ucla.edu

---

# LER in EUV Lithography


## Photon shot noise

- Limited EUV light source power
- Less photon count



## Photoelectrons and secondary electrons

- Ionization by high energy photons
- High diffusion length



Higher LER in EUV



Ref: 1. Kim, Sang-Kon. "Modeling and Simulation of Line Edge Roughness for EUV Resists." JSTS: Journal of Semiconductor Technology and Science 14.1 (2014): 61-69.

2. Mojarad, Nassir, Jens Gobrecht, and Yasin Ekinici. "Beyond EUV lithography: a comparative study of efficient photoresists' performance." Scientific reports 5 (2015): 9235.


3. <https://amolf.nl/research-groups/euv-photoemission/research-activities-2>

# LER Impact in Front End


- Can use NRG models to estimate impact of gate LER.
- Fin LER in FinFETs → fin thickness variation
  - “spacer defined fins” → correlated LER → little LWR
  - “resist defined fins” → uncorrelated LER → high LWR
- Impact on delay is small (averaging effect)
- Impact on leakage power large for resist defined fins
  - Similar results for planar devices as well
- Lot of work on LER analysis for devices → focus on BEOL in this talk
  - G. Leung, L. Lai, P. Gupta, and C. O. Chui, “Device- and Circuit-Level Variability Caused by Line Edge Roughness for Sub-32nm Finfet Technologies,” *IEEE Transactions on Electronic Devices*, vol. 59, pp. 2057 -2063, aug. 2012.



# LER Induced Interconnect Failures



LER transferred from photoresist to Cu wires




The space patterned by EUV

Wire shorts/opens



- Lower yield
- Higher EUV light source power required



Electrical field intensity distribution

Enhanced TDDDB failure



# ***Modeling LER Impact***

Y. Luo and P. Gupta, “Relaxing ler requirement in euv lithography,” in *SPIE Advanced Lithography*, March 2018.


# LER model

- Parameters to characterize LER
  - standard deviation:  $\sigma_{\text{LER}}$
  - correlation length:  $\lambda$
- Power spectral density (PSD) of LER
  - Gaussian or exponential autocorrelation function
- Analytical approach to model LER
  - Sample LER magnitude ( $\Delta x_1, \Delta x_2, \dots, \Delta x_N$ ) with interval 1nm
  - $\Delta x_i$ : Gaussian random variables  $N(0, \sigma_{\text{LER}})$
  - Spatial correlation

$$\text{cov}(\Delta x_i, \Delta x_j) = \sigma_{\text{LER}}^2 \exp\left(-\frac{[(i-j)dx]^2}{\lambda^2}\right)$$




N-dimension Gaussian distribution



LER along a metal wire

# Failure Probability



## Short Probability

$$P(\text{short}, L_n) = 1 - P(X_1 < d_0, X_2 < d_0, \dots, X_N < d_0)$$

No metal micro-bridging in the dielectrics

$X_i = \Delta x_{i1} + \Delta x_{i2}$  : size of LER protrusion in the dielectrics

## Open probability

$$P(\text{open}, L_n) = 1 - P(Y_1 < w_0, Y_2 < w_0, \dots, Y_N < w_0)$$

No wire cutting

Where  $Y_i = \Delta y_{i1} + \Delta y_{i2}$  is the size of LER defects in the wire

# Estimating Chip Level Failures

- Chip level short probability


$$P(\text{short}) = 1 - \underbrace{\prod_{m=1}^N (1 - P(\text{short}, L_m))}_{\text{No short occurs among all the overlap regions}}$$

No short occurs among all the overlap regions

- Chip level open probability

$$P(\text{open}) = 1 - \underbrace{\prod_{m=1}^{N_{\text{wire}}} (1 - P(\text{open}, L_m))}_{\text{No open occurs among all the metal wires}}$$


No open occurs among all the metal wires



Metal layer with 1D pattern



# Time Dependent Dielectric Breakdown (TDDB)



- TDDB refers to the destruction of a dielectric (1) at gate oxide or (2) between metal lines
  - Oxide defects accumulates over time
  - Overlapping defects form conductive path → Soft breakdown happens
  - Conduction leads to heat → thermal damage → more defects → more conduction
  - Oxide in the breakdown spots melts
  - Conductive filament is formed
  - Hard breakdown happens
- TDDB worsened by higher electric field between metal lines due to reduced spacing from LER

# LER-aware TDDB model

- Probability of TDDB before time  $t$

$$F(t) = 1 - \exp \left[ - \left( \frac{t}{\eta(E, A)} \right)^\beta \right]$$

Weibull slope

Characteristic lifetime

- The dielectrics are segmented


- The chip-level TDDB estimation

$$F(t) = 1 - \underbrace{\prod_{i=1}^N (1 - F_i(t))}_{\text{No dielectrics fails}} = 1 - \prod_{i=1}^N \exp \left[ - \left( t / \eta_i(E_i, A_i) \right)^\beta \right]$$

No dielectrics fails

E-field in the  $i^{\text{th}}$  segment



Dielectric area of the  $i^{\text{th}}$  segment



Dielectrics segmentation

## ***Example LER Case Studies***

# Single Patterning EUV





- Layout: Grating with 24nm pitch
- 1cm  $\times$  1cm chip
- Yield reduced to 0.99 at  $3\sigma_{LER}=3.4$ nm

- Layout: M1 of CORTEXM0
  - Scale down the layout to 5nm-node
  - The metal pitch is scaled down to 24nm or 28nm
  - The total track utilization > 75%

**Single patterning EUV acceptable LER < 3.4nm**

# 5-Year TDDB Loss




- TDDB loss: fraction of chips getting reliability field return
  - *Much* more costly than yield loss



5-year TDDB loss

**2X worsening of reliability at 3.4nm LER → acceptable LER with TDDB < 3nm**


# TDDDB Mitigation with Design Rule Changes



- Increase space  $\rightarrow$  reduced electric field  $\rightarrow$  reduced TDDDB *but* worse opens: yield-reliability tradeoff
  - Cannot have too much asymmetry in width/spacing at constant pitch
    - Pitch dictates layout density and shrink
- **3nm LER with 13nm spacing at 24nm a sweet spot**

# The Overall Yield Picture


- Two solutions to LER
  - Reduce LER!
  - Increase wire pitch
    - Tradeoff between design area and yield



About 15% chip area penalty to maintain high yield

# A Note on EUV Multiple Patterning

- Overlay eats into the LER budget
- ***2nm overlay error → reduction of acceptable LER by 1nm***





# ***Performance Impact of BEOL LER***

# Is Interconnect Modeling Important ?

- Probably not..

- Litho impacts wire width $\uparrow\downarrow$  ( $w$ )

- $w\uparrow \rightarrow R_{\text{wire}}\downarrow, C_g\uparrow, C_c\uparrow$

- Wire\_Delay  $\sim 0.5 \cdot R_{\text{wire}} \cdot (C_g + C_c + C_L) \sim$

- Gate\_Delay  $\sim R_{\text{gate}} \cdot (C_g + C_c + C_L) \sim$

- Wires are *long*  $\rightarrow$  averaging effects

- Semi-global and global wiring (M3+) is wide and regular  $\rightarrow$  patterning less of an issue

- M1/M2 impact on power/performance is small


- Caveat: contacts (and via) R variation may be non-negligible

$$K_1 + \frac{K_2}{w(P-w)} + \frac{K_3}{w}$$

$$\frac{K_4}{P-w} + K_5w + K_6$$

# Why Wires Are Not As Important

- Width variation averages over long wires.
- Resistance and capacitance change in opposite directions as line width changes.



FreePDK 45nm process

# Simulation at Chip-Level

- Delay and switching power <3%.
- Impact of wire variation is exaggerated as averaging effect is ignored.

Interconnect layers (variation)	$\Delta$ delay (%)	$\Delta$ Switching power (%)
M2 (+10%)	0.89	1.46
M2 (-10%)	-0.75	-0.69
M3 (+10%)	1.90	2.83
M3 (-10%)	-1.62	-1.85
M4 (+10%)	0.77	1.64
M4 (-10%)	-0.65	-0.84
M5 (+10%)	0.08	0.50
M5 (-10%)	-0.07	0.13
M6 (+10%)	0.22	0.65
M6 (-10%)	-0.19	0.00

Total gates=43K Total area=0.2mm<sup>2</sup>

FreePDK 45nm process


# Chip performance estimation

- Evaluate the impact of design rule change on chip performance
- Elmore's delay model

$$t_{0.5} = k \left[ 0.7 R_{drv} (C_g + 4.4 C_c + C_{drv}) + R_w (C_g + 1.5 C_c + 0.7 C_{drv}) \right] \quad (\text{No buffer})$$

$$t_{0.5} = k \left[ 0.7 \frac{R_{drv}}{h} \left( \frac{C_g}{k} + 4.4 \frac{C_c}{k} + h C_{drv} \right) + \frac{R_w}{k} \left( 0.4 \frac{C_g}{k} + 1.5 \frac{C_c}{k} + 0.7 h C_{drv} \right) \right] \quad (\text{Buffered})$$

- Wire geometry variation on resistance and Capacitance
- Dimension dependent Cu resistivity model





Wire geometry with LER


Ref: 1. Twaddle, F. J., et al. "RC variability of short-range interconnects." *Computational Electronics, 2009. IWCE'09. 13th International Workshop on.* IEEE, 2009.

# Chip performance estimation

- Delay mainly attributed to the LER induced wire geometry variation




Delay increment at  $3\sigma_{\text{LER}} = 3\text{nm}$  and  $3.6\text{nm}$



**Design rule change has small impact on delay**

# Caveat: Cu Barrier Scaling

- LER for local wires can be critical as amount of copper is small due to barrier that is difficult to scale
- Large resistivity impact
  - Assume ITRS dimensions
  - Assume barrier may stop scaling at 1.9nm
- Capacitance impact is small
- RC impact 10%-40%



# Conclusions and Future work

## Conclusions

- LER requirements can be harsh for EUV ( $<3\text{nm}$  for single patterning and  $<2\text{nm}$  for multiple patterning)
- Some relaxation possible by smarter optimization of design rules
  - Use larger spacing than width
- Performance impact of BEOL LER is not a first order concern

## Future work

- Need to look into LER impact on contacts/vias, trim, block...



Thank you